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Abstract—Software-defined Radio (SDR) is a programmable
transceiver with the capability of operating various wireless
communication protocols without the need to change or update
the hardware. Progress in the SDR field has led to the escalation
of protocol development and a wide spectrum of applications,
with more emphasis on programmability, flexibility, portability,
and energy efficiency, in cellular, WiFi, and M2M communication.
Consequently, SDR has earned a lot of attention and is of
great significance to both academia and industry. SDR designers
intend to simplify the realization of communication protocols
while enabling researchers to experiment with prototypes on
deployed networks. This paper is a survey of the state-of-the-
art SDR platforms in the context of wireless communication
protocols. We offer an overview of SDR architecture and its
basic components, then discuss the significant design trends
and development tools. In addition, we highlight key contrasts
between SDR architectures with regards to energy, computing
power, and area, based on a set of metrics. We also review existing
SDR platforms and present an analytical comparison as a guide
to developers. Finally, we recognize a few of the related research
topics and summarize potential solutions.
Index Terms—SDR, Wireless Communication, Programmabil-
ity, Co-design, LTE, WiFi, IoT.
I. INTRODUCTION
ADVANCES in wireless technologies have altered con-sumers communication habits. Wireless technologies are
an essential part of users daily lives, and its effect will become
even larger in the future. In a technical report, the World
Wireless Research Forum (WWRF) has predicted that 7 trillion
wireless devices for 7 billion people will be deployed by
2020 [1]. When these huge numbers of devices are connected
to the Internet to form an Internt of Things (IoT) network,
the first challenge is to adjust the basic connectivity and
networking layers to handle the large numbers of end points.
There is an increasing number of wireless protocols that have
been developed, such as ZigBee, BLE, LTE, and new WiFi
protocols for loT and Machine-to-Machine (M2M) communi-
cation purposes due to different demanding requirements, one
of which is high energy efficiency [2]. Wireless standards,
in general, are adapting quickly in order to accommodate
different user needs and hardware specifications [3], [4]. This
has called for a transceiver design with the ability to handle
several protocols, including the existing ones and those being
developed. In order to accomplish this task, one needs to
realize the protocols’ need for a flexible, re-configurable, and
programmable framework.
Both consumer enterprise and military frameworks have
a need for programmable platforms. Programmability is of
central significance for designers in the industry due to wire-
less protocols that advance rapidly and consistently, hence
requiring a hardware that can keep up with the evolution. For
example, the authors in [5] proposed a platform, OpenRadio,
for programming both PHY and MAC layers while offering
a high level of abstraction. Rather than including yet another
equipment to deal with a new standard or recurrence band,
the equipment of a formerly introduced platform can adjust
to the particulars of another standard. In a military scenario,
for example, the needs of these platforms change in light of
terrible conditions that develop during a mission, which may
not have been predicted when designed initially, leading to the
development and utilization of new protocols.
Software-defined Radio (SDR) is a technology for radio
communication. This technology is based on software-defined
wireless protocols, as opposed to hardware-based solutions.
This translates to supporting various features and functionali-
ties, such as updating and upgrading through reprogramming,
without the need to replace the hardware on which they
are implemented. This opens the doors to the possibility of
realizing multi-band and multi-functional wireless devices.
The driving factors for the high demand of SDR include
network interoperability, readiness to adapt to future updates
and new protocols, and more importantly, lower hardware and
development costs. In a report [6], the SDR market is projected
to be more than USD 29 billion by the year 2021. Global
Industry Analysts [7] highlights some of the market trends
for SDR as follows: (i) increasing interest from the military
sector in building communication systems and large-scale
deployment in developing countries, (ii) growing demand for
public safety and disaster preparedness applications, and (iii)
building virtualized base stations (BSs). SDRs are also ideal
for developing future space communications [8]–[10], Global
Navigation Satellite System (GNSS) sensors [11], Vehicle-to-
Vehicle (V2V) communication [12]–[14], and IoT applications
[15], [16], where relatively small and low-power SDRs can be
utilized.
SDRs are implemented through employing various types
of hardware platforms, such as General Purpose Processors
(GPPs), Graphics Processing Units (GPUs), Digital Signal
Processors (DSPs), and Field Programmable Gate Arrays
(FPGAs). Each of these platforms is associated with their
own set of challenges. Some of these challenges are: utilizing
the computational power of the selected hardware platform,
keeping the power consumption at a minimum, ease of design
process, and cost of tools and equipment. The research com-
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TABLE I
KEY ABBREVIATIONS
ADC Analog-to-Digital Converter
ASIC Application-specific Integrated Circuit
BS Base Station
CUDA Compute Unified Device Architecture
DAC Digital-to-Analog Converter
DSP Digital Signal Processor
FFT Fast Fourier Transform
FLOPS Floating Point Operations Per Second
FPGA Field Programmable Gate Array
GPP General Purpose Processor
GPU Graphics Processing Unit
HLS High Level Synthesis
NFV Network Function Virtualization
SDR Software-defined Radio
SDR Software-defined Network
SNR Signal-to-noise Ratio
SoC System on Chip
USRP Universal Software Radio Peripheral
munity and industry have both developed SDRs that are based
on the aforementioned hardware platforms. A few examples
include USRP [17], Sora [18], Atomix [19], Airblue [20],
and WARP [21]. Each SDR is unique with regards to the
design methodology, development tools, performance, and end
application.
In this paper, we first present an overview of SDR archi-
tecture as well as the analog and digital divides of the system
and interconnection of components. We then introduce the
criteria based on which the different hardware platforms are
classified. We thoroughly examine the architecture and design
approaches employed by these hardware platforms and present
their strengths and weaknesses in the context of SDR imple-
mentation. Furthermore, we provide an analytical comparison
of hardware platforms as a guide for design decision making.
Moreover, we discuss the use of respective development tools
and present a summary to help explain their functionalities
and the platforms they support. Afterwards, we review the
SDR platforms developed by both industry and academia, and
analyze and compare them using the criteria discussed before.
Finally, we identify current challenges and the open research
topics related to future SDR development.
This paper is organized as follows: Section II provides a
description of SDR architecture as well as the classification
process used to summarize the various design approaches
adopted. Section IV lists some of the corresponding develop-
ment tools and platforms. Section V presents an analysis and
comparison of the commercially and academically developed
SDR platforms. Research questions and future trends are
highlighted in Section VI. Section VII presents an analysis
of the existing literature on SDR surveys. We conclude the
paper in Section VIII. A list of key abbreviations used in this
paper can be found in Table I.
II. CONCEPTS AND ARCHITECTURE
In this section, we examine the general architecture of
SDRs, their main components, and their processing require-
ments. As explained in the previous section, SDRs play a vital
role in wireless standard development due to their flexibility
and ease of programmability. This is due to the fact that most
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Fig. 1. SDR architecture. Sub-figure (a) shows SDR from a receiver’s point
of view, and sub-figure (b) shows SDR from a transmitter’s point of view.
digital signal processing, and digital front end, which includes
channel selection and modulation/demodulation, take place
in the digital domain. This is usually performed in software
running on processors, such as GPPs and DSPs. However, it
can also run on programmable hardware, i.e., FPGAs.
In general, from the transmitter point of view, a baseband
waveform needs to be produced, then an Intermediate Fre-
quency (IF) waveform, generate an RF waveform, then send
it through the antenna. From the receiver point of view, this RF
signal is sampled and de-modulated, then decoded. To provide
more details to the process, we study the receiving end of the
system as follows.
The RF signal from the antenna is amplified, with a tuned
RF stage that amplifies a range of the frequency band. This
amplified RF signal is then converted to an analog IF signal.
The Analog-to-Digital Converter (ADC) digitizes this IF signal
into digital samples. Then, it is fed into a mixer stage. The
mixer has another input coming from a local oscillator with a
frequency set by the tuning control. The mixer then translates
the input signal to a baseband. The next stage is essentially
a FIR filter that permits only one signal. This filter limits the
signal bandwidth and acts as a decimating low-pass filter. The
digital down-converter includes a large number of multipliers,
adders, and shift-registers, in the hardware in order to accom-
plish the aforementioned tasks. Next, the signal processing
stage performs tasks such as de-modulation and decoding.
This stage is typically handled by a dedicated hardware like
an Application Specific Integrated Circuit (ASIC) or other
programmable alternatives like FPGA or DSP [22].
As shown in Figure 1 (a) and (b), at a high level, a typical
SDR transceiver consists of the following components: Signal
Processing, Digital Front End, Analog RF Front End, and an
antenna.
1) Antenna: SDR platforms usually employ several anten-
nas to cover a wide range of frequency bands [23]. Antennas
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are often referred to as ”intelligent” or ”smart” due to their
ability to select a frequency band and adapt with mobile
tracking or interference cancellation [22], [24]. In the case of
SDRs, an antenna needs to meet a certain list of requirements
such as self-adaptation (i.e., flexibility to tuning to several
bands), self-alignment (i.e., beamforming capability), and self-
healing (i.e., interference rejection) [24].
2) RF Front End: This is a RF circuitry that its main func-
tion is to transmit and receive the signal at various operating
frequencies. Its other function is to change the signal to/from
the Intermediate Frequency (IF). The process of operation is
divided into two, depending on the direction of the signal (i.e.,
Tx or Rx mode):
– In the transmission path, digital samples are converted
into an analog signal by the Digital-to-Analog Converter
(DAC), which in turn feeds the RF Front End. This analog
signal is mixed with a preset RF frequency, modulated,
and then transmitted.
– In the receiving path, the antenna captures the RF signal.
The antenna input is connected to the RF Front End
using a matching circuitry to guarantee an optimum
signal power transfer. It then passes through a Low Noise
Amplifier (LNA), which resides in a close proximity to
the antenna, to amplify weak signals and minimize the
noise level. This amplified signal, with a signal from the
Local Oscillator (LO), are fed into the mixer in order to
down convert it to the IF [25].
3) Analog-to-Digital and Digital-to-Analog Conversion:
The DAC, as mentioned in the previous section, is responsible
for producing the analog signal to be transmitted from the
digital samples. On the receiver side, the ADC resides, and is
an essential component in radio receivers. The ADC is respon-
sible for converting continuous-time signal to a discrete-time,
binary-coded signals. ADC performance can be described by
various parameters [26], [27] including: (i) Signal-to-Noise
Ratio (SNR): the ratio of signal power to noise power in
the output, (ii) resolution: number of bits per sample, (iii)
Spurious-free Dynamic Range (SFDR): the strength ratio of
the carrier signal to the next strongest noise component or spur,
and (iv) power dissipation. Advances in SDR development
have provided momentum for ADC performance improve-
ments. For example, since ADC’s power consumption affects
the lifetime of battery-powered SDRs, more energy efficient
ADCs have been developed [28].
4) Digital Front End: The Digital Front End has two main
functions [27]:
– Sample Rate Conversion (SRC), which is a functionality
to convert the sampling from one rate to another. This is
necessary since the two communication parties must be
synchronized.
– Channelization, which includes up/down conversion in
the transmitter and receiver side, respectively. It also
includes channel filtering, where channels that are divided
by frequency are extracted. Examples include interpola-
tion and low-pass filters, as can be observed in Figure
1.
In a SDR transceiver, the following tasks are executed in the
digital front end:
– In the transmitting side (Figure 1(a)), the Digital Up
Converter (DUC) translates the aforementioned baseband
signal to IF. The DAC that is connected to the DUC then
converts the digital IF samples into an analog IF signal.
Afterwards, the RF up-converter converts the analog IF
signal to RF frequencies.
– In the receiving side (Figure 1(b)), the ADC converts
the IF signal into digital samples. These samples are
subsequently fed into the next block, which is the Digital
Down Converter (DDC). The DDC includes a digital
mixer and a numerically-controlled oscillator. DDC ex-
tracts the baseband digital signal from ADC, and after
being processed by the Digital Front End, this digital
baseband signal is forwarded to a high-speed digital
signal processing block [29].
5) Signal Processing: Signal processing operations, such
as encoding/decoding, interleaving/deinterleaving, modula-
tion/demodulation, and scrambling/descrambling, are per-
formed in this block. Encoding for the channel serves as an
error correcting code. Specifically, the encoded signal includes
redundancy that is utilized by the receiver’s decoder to re-
construct the original signal from the corrupted received sig-
nal. Examples of error correcting codes include Convolutional
Codes, Turbo Codes, and Low Density Parity Check (LDPC)
[30]. The decoder constitutes the most computationally inten-
sive part of the Signal Processing block, due to data transfer
and memory schemes [31]. The second part that is regarded
as highly complex and expensive (in terms of area and power)
is the Fast Fourier Transform (FFT) and Inverse FFT (IFFT),
as part of the modulation phase [32].
The signal processing block is commonly referred to as
the baseband processing block. When discussing SDRs, the
baseband block is at the heart of the discussion, as it makes
up the bulk of the digital domain of the implementation. This
implementation runs on top of a hardware circuitry that is
capable of processing signals efficiently. Examples include
ASICs, FPGAs, DSPs, GPPs, and GPUs. The second part
of the implementation is the software, which provides the
functionality and high-level abstractions to execute signal
processing operations. In the next section we examine the
aforementioned hardware platforms and analyze in detail the
various design approaches.
III. DESIGN APPROACHES
In this section, we discuss the classification of the various
SDR design methodologies of the baseband processing block,
namely GPP, GPU, DSP, FPGA, and co-design based method-
ologies. In this classification, we analyze and compare SDR
platforms based on a set of performance metrics in a criteria
which we introduce. This criteria includes:
– Flexibility and Reconfigurability. The capability for the
modulation and air-interface algorithms and protocols to
evolve by merely loading new software onto the platform
[10].
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– Adaptability. The SDR platform can adjust its capabilities
as network or traffic operational requirements change.
– Computational Power. The processing rate of the SDR
platform, namely Giga Operations per Second (GOPS).
– Energy Efficiency. The total power consumption (typi-
cally within a few hundreds milli watts), especially for
mobile [33] and IoT deployments.
– Cost. The total cost of the SDR platform, including
time-to-market, development, and hardware costs.
A. GPP-based
One of the first approaches to realizing SDR platforms is
using a General Purpose Processor (GPP), or the commonly
known generic computer microprocessors such as x86/64 and
ARM architectures. Examples of SDR platforms that utilize
GPPs include Sora [18], KUAR [34], and USRP [17].
1) Definition and Uses: A GPP is a digital circuit that is
clock-driven and register-based, and is capable of processing
different functions and operates on data streams represented
in binary system [35]. These GPPs can be used for several
purposes, making them extremely useful for unlimited number
of applications, eliminating the need for building application-
specific circuits, and thus reducing the overall cost of run-
ning applications. GPPs are generally a preferable hardware
platform by researchers in academia due to their flexibility,
abundance, and ease of programmability, which is one of
the main requirements in SDR platforms [36]. In addition,
researchers prefer GPPs since they are more familiar with them
and their software frameworks, compared to DSPs and FPGAs.
From the performance point of view, GPPs are being enhanced
rapidly, credited not only to technological advances in terms of
CMOS technology [37], but also to the increase of the average
number of instructions processed per clock cycle. The latter is
achieved through different means, and in particular, utilizing
parallelism within and between processors. This has led to the
evolution of multi-core GPPs [38].
2) Adoption and GPUs: Architecturally, the instruction set
of GPPs include instructions for different operations such as
Arithmetic and Logic Unit (ALU), data transfer, and I/O.
A GPP processes these instructions in the sequential order.
Because of sequential processing, GPPs are not convenient for
high-throughput computing with real-time requirements (i.e.,
high throughput and low latency) [39]. For example, using
GNU Radio [40] to implement IEEE 802.11 standard, which
requires 20MHz sampling rate, would be challenging, since
GNU Radio is restricted by the limited processing capabilities
of GPPs. This leads to the GPP cores (of the PC attached) to
reach saturation and frames become corrupted and discarded.
Moreover, wireless protocols require predictable performance
in order to guarantee meeting timing constraints. However,
conditional branch instructions in GPP’s instruction sets lead
to out-of-order execution, which makes it unfeasible to achieve
predictability.
To remedy the limitation of GPPs, researchers have pro-
posed multiple solutions, one of which is the addition of
co-processors, such as Graphic Processing Unit (GPU) [41].
GPUs are processors specifically designed to handle graphics-
related tasks and they efficiently process large blocks of
streaming data in parallel. SDR platforms comprised of both
GPPs and GPUs are flexible and have a higher level of pro-
cessing power. However, this results in a lower level of power
efficiency (e.g., GPP’s power efficiency is ∼9GFLOPS/W for
single-precision, compared to 20GFLOPS/W for GPU [42]).
GPUs act as co-processors to GPPs because a GPP is required
to act as the control unit and transfer data from external
memory. After a transfer is completed, signal processing
algorithms are executed by the GPU.
While GPUs are typically used for processing graphics, they
are also useful at signal processing algorithms. Over the past
few years, theoretical peak performance for GPUs and GPPs
for single and double precision processing has been growing
[43]. For example, comparing Intel Haswell’s 900 GFLOPs
[44] with NVIDIA GTX TITAN’s 4500 GFLOPS [45] for
single precision, it is apparent that GPUs have a computational
power that far exceeds their GPP counterparts [43]. Their
multi-core architectures and parallel processors are the main
attractive features, in addition to their relatively reasonable
prices and credit card sizes. These features makes them
good candidates as co-processors in GPP-based SDRs, where
they can play a vital role in accelerating computing-intensive
blocks [46]. Another advantage is their power efficiency, which
keeps improving with every new model (e.g., it went from
0.5 to 20GFLOPS/W for single-precision) [42]. To take full
advantage of GPUs, it is a condition that algorithms conform
to their architecture. From an architectural perspective, GPUs
have a number of advantages that makes them preferable so-
lutions to applications such as video processing. In particular,
GPUs employ a concept called Single Program Multiple Data
(SPMD) that allows multiple instruction streams to execute
the same program. In addition, due to their multi-threading
scheme, data load instructions are more efficient. GPUs also
present a high computational density, where cache to ALU
ratio is low [47].
In Table II, the authors of [46] confirmed that the signal
detection algorithm (which includes intensive FFT computa-
tions) shows a faster parallel processing in the case of GPU
over GPP, while operating in real-time. This is due to the
availability of cuFFT library developed for NVIDIA GPUs
for more efficient FFT processing [48]. With regards to the
architectural advantage of GPUs, several hundred CUDA cores
can perform a single operation at the same time, as opposed
to a few cores in the case of multi-core GPPs.
Examples of using GPUs alongside GPPs to build SDR
platforms is the work in [49], where the authors built a
framework on a desktop PC in addition to using a GPU to
implement an FM receiver. The authors in [46] studied real-
time signal detection using an SDR platform composed of
a laptop computer and an NVIDIA Quadro M4000M [45].
Examples of GPUs available in the market can be found
in Table III. In this table, we show two examples of high
performing GPUs (> 5500 GFLOPS) suitable for SDRs with
strict timing and performance requirements. We also show
two more examples of less powerful and less expensive GPUs
suitable for prototyping SDRs in academic environments.
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TABLE II
PERFORMANCE OF SIGNAL DETECTION ALGORITHM ON GPP AND GPU [46]
Processing Platform of Signal Detection AlgorithmADC Data Length (ms) GPP Serial Processing (ms) GPP Parallel Processing (ms) GPU Parallel Processing (ms)
1 13.487 1.254 0.278
10 135.852 12.842 2.846
100 1384.237 131.026 29.358
1000 13946.218 1324.346 321.254
TABLE III
COMPARISON OF GPUS
NVIDIA GeForce
GTX 980 Ti [45]
AMD Radeon
R9 390X [50]
NVIDIA GeForce
GTX 680 [45]
AMD Radeon
RX 560 [50]
GFLOPS 5632 5913 3090 2611
Power Consumption (W) 250 363 356 180
Frequency (MHz) 1000 1050 1006 1175
Cost (USD) 870 520 300 150
3) Shortcomings: State-of-the-art GPP and GPU-based
platforms, such as Sora [18] and USRP [17], utilize desktop
computers to realize the systems. However, these platforms
consume a significant amount of power for a performance
goal and their form factor is large, which makes it impossible
for real-world deployments. It is worth noting that GPPs
and GPUs alike, present scaling limitation while meeting
Koomey’s Law. This law states that energy efficiency of
computers doubles roughly every 18 months [51]. This lim-
itation calls for alternatives that provide higher computing
power while keeping the energy efficiency the same. One
alternative is the hybrid or co-design approach, where software
and hardware implementations are combined. This will be
discussed in more details in Section III-D.
When both GPP and GPU are used for a SDR design, data
transfer operations between GPP and GPU can be bottlenecks
and cause performance loss, especially for meeting real-
time requirements [52]. However, there are continuous efforts
to reduce or eliminate the time overhead of data transfers
by introducing multi-stream scheduling for pipelining of the
memory copy tasks. This would ensure no stalls in the pipeline
and thus enhancing processing parallelism [53], [54]. Finally,
although the processing power of microprocessors is being
constantly improved, balancing between sufficient computing
power and a specific goal for energy consumption and cost,
stays a very difficult task now and in the future. This is true
especially with the growing need for more data to be processed
and blocks that can handle data processing in parallel.
B. DSP-based
The DSP-based solution can be considered as a special
case of GPP-based solutions, but due to its popularity and
unique processing features, it deserve a separate discussion.
An example of DSP-based SDR is the Atomix platform [19]
which utilizes TI TMS320C6670 DSP [55].
1) Definition and Uses: DSP is a particular type of mi-
croprocessor that is optimized to process digital signals [56].
To help understand how DSPs are distinguished from GPPs,
we should first note that both are capable of implementing
and processing complex arithmetic tasks [57]. Tasks like
modulation/demodulation, filtering, and encoding/decoding are
commonly and frequently used in applications that include
speech recognition, image processing, and communication
systems. DSPs, however, implement them more quickly and
efficiently due to their architecture (e.g., RISC-like architec-
ture, parallel processing) which is specifically optimized to
handle arithmetic operations, especially multiplications. Since
DSPs are capable of delivering high performance with lower
power, they are better candidates for SDR deployment [58],
compared to GPPs. Examples of DSPs especially designed
for SDR platforms are TI TMS320C6657 and TMS320C6655.
These DSPs are both equipped with hardware accelerators for
complex functions like the Viterbi and Turbo Decoders [59].
2) Adoption: As discussed in the previous section, GPPs
provide an average performance for a wide range of appli-
cations. Needless to say, this performance level might be
sufficient for research and academia, but if the system is to
be deployed commercially, certain performance requirements
must be met. To this end, compared to GPPs, DSPs are tailored
for processing digital signals efficiently, utilizing features
like combined multiply-accumulate operations (MAC units)
and parallelism [60]. DSP manufacturers usually sell these
products in two flavors: optimized for performance, and energy
optimized. Therefore, when used in SDRs, high performance
and energy efficient products can be employed in BSs and
edge devices, respectively.
In terms of the instruction set, DSPs can be categorized into
two groups: (i) Single Instruction Multiple Data (SIMD) archi-
tecture, and (ii) Multiple Instruction Multiple Data (MIMD)
architecture, as described by Michael J. Flynn in what is
known as Flynn’s Taxonomy [61], [62]. This taxonomy is a
method of classifying various architectures depending on the
number of concurrent instructions and data streams, as follows:
– A SIMD-based DSP can execute an instruction on mul-
tiple data streams at the same time. This architecture can
be very efficient in cases when there exists high data
parallelism within the algorithm [63]. This indicates that
there are similar operations that can be performed on
different datasets at the same time. Examples of SIMD-
based DSPs include the Cell processor presented in [64]
which supports 256 GFLOPS. More examples of DSPs
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that are optimized for low power are NXP CoolFlux DSP
[65] and Icera Livanto [66]. A SDR employing a SIMD
DSP is the SODA architecture [67]. It has been a common
practice to add more cores in order to achieve a better
trade off between performance and power. With each
extra core utilizing Very Long Instruction Word (VLIW),
a higher level of parallelism can be accomplished as well.
– On the other hand, MIMDs have the ability to operate
on multiple data streams executing multiple instructions
at any point in time. This is essentially an extension
of the SIMD architecture, where different instructions
or programs run on multiple cores concurrently. This is
especially important and useful in cases where parallelism
is not uniform across different blocks, but MIMD ar-
chitecture allows for parallel execution which leads to
speed improvements. Examples of MIMD-based DSPs
include Texas Instruments SMJ320C80 and SM320C80
DSPs with 100 MFLOPS [59].
Since DSPs are customized to meet certain signal
processing-related needs, it is crucial to clarify these cus-
tomizations in order to understand how DSPs stand out and
how they are successful at not only meeting the requirements,
but also becoming a vital player in the wireless communication
field. These customizations, which are mostly architecture-
related, are as follows.
In [68], the authors discuss the energy efficiency of DSPs.
In general, DSPs consume more power than ASICs, however,
there exists DSPs that are optimized for low power wireless
implementations, such as TI C674x DSP [59]. One of the
methods to lower power consumption is using multiple data
memory buses (e.g., one for write, and two for reads). This
paves the way for higher memory bandwidth, and allows
for multiple operand instructions, which in turn results in
fewer cycles. Also, as discussed above, VLIW architectures
along with specialized instructions can provide a higher level
of efficiency, and hence lower energy consumption. These
improvements can be seen in DSPs such as TI TMS320C6x
[59] and ADI TigerSHARC [69]. These techniques, coupled
with proven power saving techniques like clock gating and
putting parts of or the entire system in sleep mode, further
reduce the power consumption. Examples of DSPs available in
the market can be found in Table IV. In this table, we present
three examples of DSPs that do no include co-processors, and
three DSP-based SoCs that, in addition to DSP cores, include
extra soft cores as control processors.
3) Shortcomings: Although DSPs have been widely
adopted for SDR implementations for decades [72], they
present shortcomings as follows. As more applications call for
increasing parallelism and reconfigurability in order to handle
computationally intensive tasks, DSPs can be insufficient.
In addition, programming DSPs to achieve higher levels of
parallelism predictability can be challenging. This opened the
door for parallel architectures like FPGAs, or multi-core GPPs,
or even a hybrid of both, to be adopted for SDRs. In addition,
power consumption of DSPs is generally higher than FPGAs
due to operating at high frequencies.
C. FPGA-based
Another approach towards realizing SDRs is to use a
programmable hardware such as FPGAs. Example of FPGA-
based SDR platforms are Airblue [20], Xilinx Zynq-based
implementation of IEEE 802.11ah [73], and [74] that used the
same FPGA board to implement a complete communication
system with channel coding.
1) Definition and Uses: An FPGA is an array of pro-
grammable logic blocks, such as general logic, memory, and
multiplier blocks, that are surrounded by a routing fabric,
which is also programmable [75]. This circuit has the ca-
pability of implementing any design or function, with ease
of updating it. Although FPGAs consume more power and
occupy more area than ASICs, the programmability feature is
the reason behind their increasing adoption in a wide range
of applications. Furthermore, when the reconfiguration delay
is in the order of milliseconds, the SDR can switch between
different modes and protocols seamlessly [76]. Another major
difference is that, ASIC fabrication is expensive (at least a
few tens of thousands of dollars) and requires a few months,
whereas FPGAs can be quickly reprogrammed, and their cost
is within a few tens to a few thousands of dollars, at most.
The low end product cycle, along with attractive hardware
processing advantages, such as high speed performance, low
power consumption, and portability, compared to processors
such as GPPs and DSPs, present FPGAs as contenders that
offer the best of both worlds [75].
In a study by [77], the authors compared the performance of
Xilinx FPGAs [78] against 16-core GPPs. The calculation of
peak performance for GPPs was performed through multiply-
ing the number of floating point function units on each core by
the number of cores and by the clock frequency. For FPGAs,
performance is calculated through picking a configuration,
adding up the Lookup Tables (LUTs), flip-flops, and DSP
slices needed, then multiplying them by the appropriate clock
frequency. The authors calculated the theoretical peaks for 64-
bit floating point arithmetic and showed that Xilinx Virtex-7
FPGA is about 4.2 times faster than a 16-core GPP. This can
been seen in Figure 2. Even with a one-to-one adder/multiplier
configuration, the V7-2000T achieved 345.35GFLOPS, which
is better than a 16-core GPP. From Intel [44], Stratix 10
FPGAs can achieve a 10 Tera FLOPS peak floating point
performance [79]. This is due to the fixed architecture of the
GPP, where not all functional units can be fully utilized, and
the inherent parallelism of FPGAs and their dynamic architec-
ture. In addition, despite having lower clock frequencies (up to
300MHz), FPGAs can achieve better performances due to their
architectures which allow higher levels of parallelism through
custom design [80]. In a study by [81], the authors compared
the performance and power efficiency of FPGAs to that of
GPPs and GPUs using double-precision floating point matrix-
vector multiplication. The results show that FPGAs are capable
of outperforming the other platforms, while maintaining their
flexibility. In another study by [47], the authors thoroughly
analyzed and compared FPGAs against GPUs via the imple-
mentations of various algorithms. The authors concluded that
although both architectures support a high level of parallelism,
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TABLE IV
COMPARISON OF DSPS AND DSP-BASED SOCS
DSP only SoC
TI C66x
(TMS320C6652) [59]
CEVA
(XC-4500) [70]
Analog Devices
(ADSP-21369) [69]
TI Keystone II
(66AK2G02) [59]
Analog Devices
(ADSP-SC573) [69]
Qualcomm Snapdragon 820
(Hexagon 680) [71]
GFLOPS 9.6 40 2.4 28.8 5.4 No Floating Point
Memory (Kb) 1088 No Info 2000 1024 768 No Info
Frequency (MHz) 600 1300 400 600 450 2000
Cost (USD) ∼25 No Info ∼20 ∼20 ∼20 ∼70
Soft Core N/A N/A N/A ARMCortex-A15
ARM
Cortex-A5
Qualcomm Kyro 385 (CPU)
Adreno 530 (GPU)
Dual-core Quad-core Six-core
Sixteen-core
V4-LX200
V5-SX240T
V6-SX475T
V7-2000T
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Fig. 2. Peak performance of GPPs versus FPGAs when performing 64-bit
floating point operations [77]. It can be observed that FPGAs increased their
floating point performance by an order of magnitude compared to GPPs.
which is crucial to signal processing applications, FPGAs offer
a larger increase in parallelism, whereas GPUs have a fixed
parallelism due to their data path and memory system.
2) Adoption: Over the past decade, FPGAs have signifi-
cantly advanced and become more powerful computationally,
and now exist in many differnet versions such as Xilinx
Kintex UltraScale [78] and Intel Arria 10 [44] [82], [83]. In
addition, the availability of various toolsets gave FPGAs an
advantage by making them more accessible. This is supported
by the availability of compilers that have the capability of
generating Register-transfer Level (RTL) code, such as Verilog
and VHDL, that is needed to run on FPGAs, from high-level
programming languages. This process is typically referred to
as High Level Synthesis (HLS). Examples of such compilers
include HDL Coder [84] for MATLAB code [85] and Xilinx
HLS [86] or Altera Nios II C2H compiler [87] for C, C++,
and SystemC. We will explain some of these tools in Section
IV.
HLS allows software engineers to design and implement
applications, such as SDRs, on FPGAs using a familiar pro-
gramming language to code, namely C, C++, SystemC, and
MATLAB, without the need to posses a prior rich knowledge
about the target hardware architecture (refer to Section IV-A).
These compilers can also be used to speed up or accelerate
parts of the software code running on a GPP or DSP that
are causing slowdowns or setbacks to the overall performance.
This will be further discussed in Section III-D. Further, FPGAs
can achieve high performance while still consuming less
energy than previously discussed processors [88] (e.g., Intel
Stratix 10 FPGA can achieve up to 100 GFLOPS/W [89],
compared to 23 GFLOPS/W for NVIDIA GeForce GTX 980
Ti [45]). In addition, power dissipation can be further lowered
through the implementation of several techniques discussed
in [76]. These techniques can be at a system, device, and/or
architecture level, such as clock gating and glitch reduction.
Table V presents a summary of widely-used FPGA platforms.
3) Shortcomings: One of the challenges of using FPGAs,
however, can be the prior knowledge about target hardware
architecture and resources that a developer needs to possess
in order to design an application efficiently for FPGAs. In the
SDR domain, designing the platform has typically been the
job of software engineers, and thus the process can be time-
consuming and less trivial to incorporate this experience into
hardware design. However, as it will be discussed in Section
IV-A, adoption of FPGA solutions can be made more feasible
through HLS tools.
D. Hybrid Design (a.k.a., co-design)
The fourth approach towards realizing SDRs is the hybrid
approach, where both hardware and software-based techniques
are combined into one platform. This is commonly referred
to as the co-design or hybrid approach. Examples of SDRs
that adopted the co-design approach include WARP [21] and
CODIPHY [92].
1) Definition: Hardware/software co-design as a concept
has been around for over a decade, and it has evolved at a
faster rate in the past few years due to an increasing interest
in solving integrated circuit design problems with a new and
different approach. Even with GPPs becoming more powerful
than ever, and with multi-core designs, it is clear that in order
to achieve higher performance and realize applications that
demand real-time processing, designers had to shift attention
to new design schemes that utilize hardware solutions, namely,
FPGAs and ASICs [93], [94]. Co-design indicates the use
of hardware design methodology, represented by the FPGA
fabric, and software methodology, represented by processors.
As more applications, such as automotive, communication,
and medical, grow in complexity and size, it has become
a common practice to design systems that integrate both
software (like firmware and operating system) and hardware
[95]. This has been made feasible in the recent years thanks to
the advances in high-level synthesis and developing tools that
not only have the capability to produce efficient RTL from
software codes, but also define the interface between the both
sides. The industry has realized the huge market for co-design,
and provided various SoC boards, that in addition to the FPGA
fabric, contain multiple processors. For example, the Xilinx
Zynq board [78] includes an FPGA fabric as well as two ARM
Cortex-A9 processors [96]. In addition to the aforementioned
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TABLE V
COMPARISON OF FPGAS AND FPGA-BASED SOCS
FPGA only SoC
Xilinx Kintex-7
(XC7K70T) [78]
Intel Cyclone V GX
(C5) [44]
Lattice ECP3-70
(LFE3-70EA) [90]
Xilinx Zynq-700
(Z-7020 XC7Z020) [78]
Intel Cyclone V SE SoC
(A5) [44]
Microsemi SmartFuion2
(M2S090) [91]
Logic Cells (K) 65.6 77 67 85 85 86.31
Memory (Mb) 4.86 4.46 4.42 4.9 3.97 4.488
DSP Slices 240 150 128 220 87 84
Cost (USD) 130 185 80 110 110 155
Soft Core N/A N/A N/A Dual-core ARMCortex-A9
Dual-core ARM
Cortex-A9 ARM Cortex-M3
advantages, there are other reasons that make co-design even
more interesting including, faster time-to-market, lower power
consumption (when optimized for this), flexibility, and higher
processing speeds, as typically hardware in these systems is
used as an acceleration to software bottlenecks [97].
Adopting the co-design methodology in essence is a mat-
ter of partitioning the system into synthesizable hardware
and executable software blocks. This process depends on a
strict criteria that is developed by the designer [98], [99].
The authors in [100] and [101] discuss their partitioning
methodologies and present the process of making the proper
architectural decisions. Common methods typically provide
useful information to the designer to help make the best
decision of what to implement in hardware and what to keep
in software. This information can include possible speedups,
communication overheads, data dependencies, and locality and
regularity of computations [101]. Examples of SoC boards
available in the market can be found in Table V.
2) Adoption: As mentioned in Section II, SDRs can be con-
sidered inherently hybrid or heterogeneous systems, thereby
implying the need for both hardware and software blocks.
This is due to the fact that the control part is usually taken
care of by a general processor, and other functions, such
as signal processing, by a specialized processor like DSPs,
and sometimes are accelerated using dedicated hardware like
FPGAs [102]. This design approach fits well with SDRs and
can be fully utilized to meet certain requirements that pertain
to their attractive features. For example, accelerating portions
of a block or moving it entirely to the FPGA fabric can
help to push the processing time to the limit in order to
achieve a real-time performance for real-life deployment. In
addition, through careful implementation of RTL optimiza-
tion techniques, the development of power efficient systems
for mobile and IoT applications would be possible. On the
other hand, running most of the MAC layer operations on a
processor, or multi-processors, can be advantageous for easy
reconfiguration. Therefore, different partitioning schemes can
be adopted to meet the requirements of the application at hand.
It is worth noting that FPGA vendors, namely Intel [44]
and Xilinx [78], are widening their product base with more
SoCs and Multi-processor SoCs (MPSoCs) [103], due to the
the growing demand for such devices. An example of an
SDR realized on an MPSoC is the work by [104]. In a white
paper, National Instruments (the company that owns USRP
[17]) predicts that the future of SDRs is essentially a co-
design implementation [105], especially with the introduction
of FPGAs that are equipped with a large number of DSP slices
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Fig. 3. Number of DSP Slices in Xilinx FPGAs [78]. The values on top of
the bars refer to the CMOS technology used.
for handling intensive signal processing tasks, as depicted in
Figure 3. This also can be seen from USRP E310 model, which
incorporates a Xilinx Zynq SoC [78].
3) Shortcomings: A downside of adopting SoCs for co-
design is that their prices are generally higher, compared
to previously mentioned design approaches, due to having
multiple components on the same board, i.e., processor and
FPGA fabric. Other factors contributing to this include extra
memory and sophisticated interfaces. Another challenge of co-
design is shared memory access, e.g., external DDR memory,
between the processor and FPGA fabric. The study of [106]
shows that the number of memory read and write operations
performed by a GPP is higher than that of FPGAs. This is
due to the fact that processors perform operation on registers,
while FPGAs operate on buffers. Since memory accesses add
up to the overall latency, this can cause a bottleneck to the
overall performance. In addition, the authors have developed
a methodology for predicting shared memory bandwidth by
using a functionally-equivalent software. This enables the
designers to be aware of any bottlenecks before implementing
the entire co-design.
E. Comparison
When we covered different design methodologies and hard-
ware platforms for a wide selection of SDR platforms, we
intended to compare them analytically one-on-one, using a
cross-platform implementation of one of the wireless commu-
nication protocols. What was available in literature, instead,
was a series of abstract comparisons using a set of bench-
marks targeting High Performance Computing (HPC), and not
necessarily SDR applications. It is somewhat difficult to draw
conclusions from these numbers alone, since a performance
comparison in the SDR field requires testing them in real-life.
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In Table VI, we provide a high-level comparison between
three major design approaches as a guideline for designers
towards choosing the method that best meets their application
specifications. In this comparison, we focus on the features
that are important to SDR design. However, we do not make
assumptions on what the best approach is and believe it
is the developer’s responsibility to make the best judgment
depending on the application area. Please note that in this table
we did not include GPUs, as they typically act as co-processors
to GPPs and their addition generally improves performance.
We also did not include co-design since it combines GPPs
with FPGAs.
As Table VI shows, while GPPs are easy to program and
extremely flexible, they lack the power to meet specifications
in real-time and are very inefficient in terms of power. To
increase their performance, multiple cores with similar instruc-
tion sets are included in the same GPP platform to exploit
parallelism and perform more operations per clock cycle.
However, hardware replication (i.e., adding more cores to
GPPs) may not necessarily translate to a higher performance.
GPUs tackle this by offering the same control logic for
several functional units. The sequential portion of the code
runs on the GPP, which can be optimized on multi-core
GPPs, while the computationally intensive portion runs on a
several-hundred-core GPU, where the cores operate in parallel.
Another example of a customized processor is DSP, which
performs significantly better than GPPs, while at the same
time maintaining the ease-of-use feature that GPPs possess,
making them very attractive options. They are also more power
efficient and better fit for signal processing applications. On
the other hand, they are more expensive, which is the main
trade-off. Finally, FPGAs combine the flexibility of processors
and efficiency of hardware. FPGAs can achieve a high level
of parallelism through dynamic reconfiguration, while yielding
better power efficiency [42]. FPGAs are typically more suit-
able for fixed-point arithmetic, like signal processing tasks,
but in the recent years their floating-point performance has
increased significantly [81], [107]. However, the designers are
expected to know a lot more about the hardware, which is
sometimes a deterring feature.
In a comparative analysis by [108], authors studied the
performance and energy efficiency of GPUs and FPGAs using
a number of benchmarks in terms of targeted applications,
complexity, and data type. The authors concluded that GPUs
perform better for streaming applications, whereas FPGAs
are more suitable for applications that employ intensive FFT
computations, due to their ability to handle non-sequential
memory accesses in a faster and more energy efficient manner.
Similarly, in [42], the authors review and report the sustainable
performance and energy efficiency for different applications.
One of their findings related to SDRs is that FPGAs should be
used for signal processing without floating point, confirming
aforementioned results. In addition, the authors in [109] report
that GPUs are ten times faster than FPGAs with regards to FFT
processing, while authors in [81] demonstrate that the power
efficiency of FPGAs is always better than GPUs for matrix
operations. Finally, authors in [110] compare GPPs, GPUs,
and FPGAs through the implementation of LDPC decoders,
and their results lead to the conclusion that GPUs and FPGAs
perform better than GPPs. It is obvious from above studies
that trade-offs are to be expected when a particular design
methodology is adopted, hence careful analysis should be
carried out beforehand. Other comparative studies include
[111]–[113] with similar results and conclusions.
IV. DEVELOPMENT TOOLS
As we mentioned in Section III-C, HLS is an abstract
method of designing hardware using a high-level programming
language. Developers of FPGA and co-design based SDRs
can benefit from HLS as it requires no prior experience with
hardware design. Unlike the rest of the development tools,
HLS tools share a common theme and offer similar features.
Thus, we first discuss HLS in this section. Next, we review
the common development tools that are typically used in the
process of SDR design and implementation for different design
approaches.
A. High Level Synthesis (HLS)
HLS has been a hot research topic for over a decade,
with both academia and industry trying to make hardware
design more accessible by every developer [114]. HLS is
the process of converting an algorithmic specification of the
design described by a high-level programming language to
an RTL implementation. HLS provides a new level of design
abstraction through exploring the micro-architecture and any
hardware constraints. The resulting RTL is highly optimized,
in terms of power, throughput and latency, and reasonably
comparable to a hand-tuned code. Figure 4 depicts this pro-
cess. The major difference between RTL and C is the absence
of timing constraints in the high-level model, which is merely
a behavioral description of the system with no details about the
underlying hardware. The second difference is the processing
architecture: while GPP architecture is fixed, the best possible
processing architecture is built by the compiler for FPGA
[115]. In addition, HLS can speed up the development cycle
(time to market) to several weeks, down from several months
[116]. This is because the task of producing an optimized RTL
is handled by the HLS tool and the developer’s efforts are
focused on describing the system’s algorithmic description.
In [117] the authors presented LegUP, an open-source HLS
tool. This tool is capable of profiling a code to identify
frequently executed sections of the code for hardware acceler-
ation (i.e., moving them to the FPGA fabric). The authors in
[118] survey HLS compilers and their capability to provide an
accurate estimation of functional area and timing, comparable
to results from hand-tuned hardware designs. In an effort to
help the developer make the right decision to pick an HLS tool
that yields the best results for their application, the authors
in [116] present a study where they compared three of the
industry tools, namely Vivado HLS [86], Intel FPGA SDK for
OpenCL [119], and MaxCompiler [120], through developing
LDPC decoders, which are often used as error correcting
blocks in SDRs. All three tools successfully synthesized LDPC
decoders and implemented them on Intel [44] and Xilinx [78]
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TABLE VI
COMPARISON OF SDR DESIGN APPROACHES
GPP DSP FPGA
Computation Fixed Arithmetic Engines Fixed Arithmetic Engines User Configurable Logic
Execution Sequential Partially Parallel Highly Parallel
Throughput Low Medium High
Data Rate Low Medium High
Data Width Limited by Bus Width Limited by Bus Width High
Programmability Easy Easy Moderate
Complex Algorithms Easy Easy Moderate
I/O Dedicated Ports Dedicated Ports User Configurable Ports
Cost Moderate Low Moderate
Power Efficiency Low Moderate High
Form Factor Large Medium Small
High-Level Language
HLS Tool
Synthesizable HDL Code
RTL Synthesis and Place-and-Route Tool
Bit Stream
C / C++ / MATLAB / openCL
Pipelining / dataflow / unrolling
Verilog / VHDL
Vivado / Quartus
FPGA Implementation
Fig. 4. HLS design flow.
FPGA boards. The difference, however, was in the logic uti-
lization and performance. Similarly, the authors in [121], com-
pare the same aforementioned list of compilers quantitatively
and qualitatively using several financial engineering problems
(e.g., Monte Carlo-based Option Pricing) and compare the
performance of several FPGA boards. Their results show
that both Intel FPGA SDK for OpenCL and MaxCompiler
performed better than Vivado HLS due to their ability to
extract parallelism more effectively. In [122], the authors
comprehensively review recent HLS tools and provide through
a careful analysis a methodology based on C benchmarks to
compare some of these tools and their optimization features.
The various benchmarks implemented demonstrate that some
tools are better suited for certain applications than the rest,
with no specific tool dominating the HLS field. The authors
also show that open-source HLS tools such as LegUP [123]
can be as effective as their commercial counterparts. Other
surveys and analyses include [124], [97], [125], which focused
on open-source tools, and [126], which studied some of the
trade-offs of HLS-generated designs and how reliable they
are when errors are injected. All of the studies above prove
the feasibility and reliability of HLS tools to generate RTL
codes, despite having different development and optimization
solutions.
Examples of HLS tools include Xilinx Vivado HLS [86] and
SDSoC [127], Intel FPGA SDK for OpenCL [119], Cadence
Stratus High-level Synthesis (combining Cadence C-to-Silicon
and Forte Cynthesizer) [128], Synopsys Synphony C Compiler
[129], Maxeler MaxCompiler [120], MATLAB HDL Coder
[84], and LegUP [123], which unlike the rest of the tools is
vendor-independent (works with all types of FPGA boards,
such as Xilinx [78], Intel [44], Lattice [90], and Microsemi
[91]).
Table VII presents a summary of commercial HLS tools.
While some of them are vendor-specific, some tools work with
a variety of FPGA boards. Examples mentioned in the table all
provide a set of area and timing optimizations such as resource
sharing, scheduling, and pipelining. However, not all of them
are capable of generating testbenches for the design.
B. Tools
In this section we review the existing software tools for
SDR development. For each design methodology, we discuss
a compatible development tool and list its features. We also
provide an overall comparison between them to highlight the
differences.
1) MATLAB and Simulink: Most designers start with mod-
elling and simulating the system using Mathworks MATLAB
[85] and Simulink [132]. Through the availability of a wide
range of built-in functions and toolboxes, especially for signal
processing and communication, developing and testing appli-
cations became very common and widely adopted. However,
in order to use these models for different platforms, developers
would need to use MATLAB Coder [133] and Simulink Coder
[134] to generate C/C++ codes. The generated codes can
be used with Embedded Coder [135] to optimize them and
generate software interfaces with AXI drivers for the sake of
running on embedded processors and microprocessors, like the
dual ARM cortex A9 MPcore [96] on the ZedBoard [136].
Alternatively, developers can use the HDL Coder [84] to
generate synthesizable RTL (Verilog or VHDL) code to be
implemented on FPGAs or ASICs. It also has support for
Xilinx [78] and Intel [44] SoC devices by providing some
information and optimizations pertaining to resource utiliza-
tion and distributed pipelining. Figure 5 shows the design
flow for SoC platforms that the aforementioned tools offer
and how they are connected. Examples of using MATLAB
and Simulink to develop an SDR are the works by [137] and
[138], where the authors used the RTL-SDR very low-cost
SDR dongle [139] (∼ $20) with a desktop computer to design
an academic curriculum for teaching DSP and communications
theory.
2) Vivado HLS and SDSoC: Xilinx Vivado HLS [86] is a
design environment for high-level synthesis. This tool offers a
variety of features to tweak and improve the RTL netlist output
that is compatible and optimized for Xilinx FPGA boards.
It accepts input specifications described in several languages
(e.g., C, C++, SystemC, and OpenCL), and generates hardware
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TABLE VII
HLS TOOLS
Xilinx Vivado
HLS [86]
Intel FPGA
SDK for OpenCL [119]
Cadence Stratus
High-level Synthesis [128]
Synopsys Synphony
C Compiler [129]
Maxeler
MaxCompiler [120]
Input C/C++/SystemC C/C++/SystemC C/C++/SystemC C/C++ MaxJ
Output VHDL/Verilog/SystemC VHDL/Verilog VHDL/Verilog VHDL/Verilog/SystemC VHDL
Testbench Yes No Yes Yes No
Optimizations Yes Yes Yes Yes Yes
Compatibility Xilinx FPGA Intel FPGA All All All
TABLE VIII
DEVELOPMENT TOOLS AND PLATFORMS
MATLAB & Simulink [130] Vivado HLS & SDSoC [78] LegUP [123] GNU Radio [40] LabView [131] CUDA [48]
Input MATLAB/Graphical C/C++/SystemC C Graphical/Python/C++ Graphical C/C++/Fortran/Python
Output MATLAB/C++/RTL C/RTL C/RTL C/RTL C/RTL Machine Code
Platform GPP/GPU/DSP/FPGA GPP/FPGA GPP/FPGA GPP/GPU/DSP/FPGA GPP/GPU/DSP/FPGA GPU
Licence commercial commercial open-source open-source commercial commercial
MATLAB/Simulink
Algorithm Design & Modeling
HDL Coder
Embedded System Tool Integration Simulink Coder + Embedded Coder
FPGA Bitstream SW Code
Xilinx/Intel SoC Device
Fig. 5. Mathworks SoC design flow [130].
modules in Verilog or VHDL. Developers have several options
to optimize the solution in terms of area and timing through the
use of directives (guidelines for the optimization process) and
pragmas for RTL optimization. These optimizations include
loop unrolling, loop pipelining, and operation chaining. SD-
SoC [127] is another tool by Xilinx [78]. The major difference
between the two tools is that the latter has the capability
to provide solutions for SoCs. SDSoC is built on top of
Vivado HLS and has the same C-to-RTL conversion capability.
The main advantage of using SDSoC is that it automatically
generates data movers, which are responsible for transferring
data between the software on the processor and the hardware
on the FPGA.
A similar tool to SDSoC that is open-source is LegUP
[123]. It was developed at the University of Toronto, as part
of an academic research effort to design an HLS tool that is
capable of taking in a C code as an input and providing three
possible outputs: a synthesizable RTL code for an FPGA, a
pure software executable, and a hardware/software co-design
solution for a SoC.
3) GNU Radio: It is an open-source software development
toolkit that provides signal processing blocks to implement
SDRs [40], [140]. It runs on desktop or laptop computers,
and with the addition of simple hardware such as USRP B200
[17], can build a basic SDR. It is often used by academia
and the research community for simulation as well as quick
setup of SDR platforms. Similar to System Generator tool
[141] and Simulink [132], it includes different kinds of blocks
such as decoders, demodulators, and filters. It is also capable
of connecting these blocks and managing data transfer in a
reliable fashion. In addition, it supports USRP systems [17].
One of the attractive features of GNU Radio is the ability to
define and add new blocks. This can be done via programming
in C++ or Python. An example of using GNU Radio is the
work by [142], where the author uses it with a USRP to realize
different types of transceivers such as TDMA and CSMA, and
showcases some of its capabilities. Similarly, the authors in
[143] successfully achieve real-time communication between
two computers using USRP [17] and RTL-SDR [139].
4) LabVIEW: A widely used tool from National Instru-
ments [131] that offers a visual programming environment for
test, automation and control applications used by both industry
and academia. It is similar to GNU Radio and Simulink,
where the design can be realized schematically by connecting
a chain of various blocks together, each of which performs
a certain function. It also offers complete support for USRP
[17] enabling rapid prototyping for communications systems.
Designing different blocks of the system can be achieved
using high-level languages such as C or MATLAB, or using
a graphical dataflow. An SDR platform development using
LabVIEW is the work by [144], where the author describes a
wireless communication course design that incorporates USRP
and LabVIEW, due to their ease of use, to help teach students
basic concepts. Similarly, in [145] the authors designed an
SDR platform, namely FRAMED-SOFT, that includes two
types of USRPs and is intended for an academic environment.
5) CUDA: Developed by NVIDIA, it issues and man-
ages computing platforms and programming models for data-
parallel computing on GPUs [48]. Developers typically use
CUDA when GPUs are part of the processing architecture as
co-processors, and want to take full advantage of their power
by speeding up applications. As discussed in Section III-A2,
in order to identify application components that should run
be on GPP and the parts that should be accelerated by the
GPU, one needs to look at the tasks at hand. Programming
languages that can be used in CUDA include C, C++, Python,
Fortran, and MATLAB [85]. The toolkit includes, in addition
to the rich library for GPU-related acceleration functions, a
compiler, development tools, and CUDA runtime, to develop
applications and optimize them for systems that incorporate
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GPUs.
V. PLATFORMS
In this section, we list the different types of SDRs from
the architecture and design point of view. We analyze them,
examine their strengths and shortcomings, and discuss their
impact on SDR development.
A. GPP-based
USRP N-Series. Universal Software Radio Peripheral
(USRP) is the most common SDR platform known to the
developers’ community [17]. The cost of this platform is
around $4000-5000. It provides a hardware platform for the
GNU Radio Project [140]. There are two generations available:
USRP1 and USRP2. USRP1 (released in 2004) is connected to
a generic computer through USB, with the addition of a small
FPGA. The FPGA board has two roles: routing information,
and limited signal processing. This generation was capable of
supporting a ∼ 3MHz bandwidth due to USB 2.0 limitation.
The second generation, USRP2, was released in 2008, and it
supports 25MHz bandwidth by utilizing gigabit Ethernet. It
includes a Xilinx Spartan 3 FPGA [78] for local processing
operations.
USRP, in general, is a board with ADC and DAC, an RF
front end, a PC host interface, and an FPGA. This board
consists of a motherboard and typically four daughterboards
(two transmitters Tx, and two receivers Rx), as depicted
in Figure 6. The daughterboards process analog operations
like filtering and up/down conversions. They are modular so
they can deal with applications operating up to 6GHz. The
FPGA board, depending on the USRP series, handles a few
signal processing operations, and the majority of operations
are offloaded to the connected host system. USRP platforms
can be easily set up to use. However, while their performance
is suitable for research experiments and quick prototyping,
these platforms do not necessarily meet the requirements of
communication standards. In fact, the minimum bandwidth
of the RF, PC host, or FPGA component used affects the
throughput and timing characteristics of the platform.
KUAR. Another platform that is similar to USRP is the
Kansas University Agile Radio (KUAR) platform [34]. The
basic architecture is composed of a generic computer and
a Xilinx Virtex II Pro P30 FPGA, which has two PowerPC
405 cores [78]. The main advantage of this platform is the
degree of flexibility that it offers. Developers have the op-
tion to implement communication standards in three different
methods: (i) they can fit the entire design onto the FPGA
and assign few tasks to the host’s GPP (full hardware), (ii) a
full software implementation, where the design is implemented
entirely on the GPP with minimal FPGA involvement, and (iii)
a hybrid hardware/software co-design implementation, where
the developer can partition the design in any way that fits their
criteria.
LimeSDR. Resembling the general basic architecture of
USRP (e.g., USRP B200 [17]), Lime Microsystems [146]
develops a series of SDRs that is based on Lime Microsys-
tems latest generation of field programmable RF transceiver
(FPRF) technology, in addition to an Intel FPGA [44] and a
microcontroller. It is then connected to a computer via USB
3.0. The SDR platform has the responsibility of delivering
the wireless data, while the GPP (computer) has the task
of processing the incoming signals and generating the data
to be transmitted by the SDR. The GPP in this case is the
source of computing power for baseband. LimeSDR supports
signal bandwidth ∼30-60MHz. Developers of LimeSDR also
developed LimeSuite software, which is used to model SDRs.
This tool, source code, firmware, and schematics, are open-
source.
Ziria. It is a programming platform that uses a domain-
specific language (DSL) named Ziria, and an optimizing
compiler [147]. The application of Ziria is the implementation
of the physical layer (PHY) of wireless protocols. Ziria has a
2-layer design:
– A lower layer that is an imperative language, which is a
mixture of C and MATLAB [85] code, with features of
the two languages carefully chosen to guarantee efficient
compilation.
– A higher layer, which is the language used to specify and
stage stream processors.
The Ziria optimizing compiler consists of two parts: the
frontend and the backend. The frontend parses the Ziria
code, putting it in an abstract representation, then applying
several optimizations on it. The backend compiles the resulting
optimized code into an optimized low-level execution model.
The particular benefits of this platform are as follows: The
first one is easy and dynamic reconfiguration, due to the
dynamic staging of the control graph. This is unlike GNU
Radio [40] C++ templates that allow limited reconfigurability.
In addition, its code optimization can operate on data-flow
components, and often yields a faster execution on GPPs (e.g.,
through the use of LUTs). In general, a Ziria code is very
concise and easy to use. For example, an implementation of
a WiFi scrambler in Ziria needs thirteen lines only. Ziria is
an interesting research based on data-flow languages, which
are typically used in embedded systems. It also builds upon
popular functional reactive programming framework.
Sora. Sora is a fully programmable software radio platform
on PC architecture. It requires C programming on multi-
core GPP, and yields high performance that includes high
processing speed and low latency. The Sora platform uses
INTERNET OF THINGS RESEARCH LAB, DEPARTMENT OF COMPUTER ENGINEERING, SANTA CLARA UNIVERSITY, USA — MARCH 2018 13
the Ziria language discussed above to write high-level SDR
descriptions, and is tested for real-time operation [18]. Unlike
WARP [21] (which we will explain in Section V-E), Sora can
accommodate various RF front ends.
Since PC hardware is not intended for signal processing
of wireless protocols, their performance can be limited. We
discussed some of the limitations of GPPs in the context of
SDRs in Section III-A. These limitations were the motivation
behind the development of Sora. The overall setup of Sora
includes a soft-radio stack that combines a multi-core GPP
and a radio control board, which consists of a Xilinx Virtex-
5 FPGA [78], PCIe-x8 interface, and DDR2 SDRAM. Sora
uses both hardware and software techniques to address the
challenges of using PC architectures for high speed SDR. It is
the first SDR platform that enables users to develop high speed
wireless implementations entirely in software on a standard PC
architecture.
In Sora, new techniques are proposed for efficient PHY
implementation. Some of these techniques include: (i) ex-
ploiting large high-speed cache memory to minimize memory
accesses, (ii) extensive use of LUTs, where they would trade
memory for calculation and still well fit into L2 cache, (iii)
exploiting data parallelism in PHY, and (iv) utilizing wide-
vector SIMD extension in GPP. One of the main novelties
of Sora is efficiently partitioning and scheduling the PHY
processing across cores in GPP. The second innovation is core
dedication for real-time support. This was accomplished by
exclusively allocating enough cores for SDR processing in
multi-core systems. They showcased its effectiveness through
SoftWiFi, which is a full implementation of IEEE 802.11a/b/g
PHY and CSMA MAC with 9000 lines of C code and real-time
performance. They also successfully implemented a 3GPP LTE
Physical Uplink Shared Channel (PUSCH), or Soft-LTE, with
5000 lines of C code and a peak rate of 43.8Mbps with
20MHz.
Some of the critiques to Sora is that its FPGA is not
programmable and its capabilities are not fully utilized. In
addition, the authors do not share the details of its internal
routines. Finally, Sora only works on GPPs, with no clear
mapping to DSPs.
Iris. It is a cross-platform SDR, developed to support highly
reconfigurable radio networks [148]. It is built using a plu-
gin architecture, namely components, to achieve modularity.
These components process data streams and perform different
operations on them. An engine is used to run, load and
maintain the components. Similar to System Generator [141]
and Simulink [132] tools, Iris engine can be used to link
components together to build a complete radio system. XML
is used to specify the components used in the program, their
parameters, and how they should be linked. The main features
of the Iris architecture include: (i) runtime configurability, (ii)
support for the entire network stack (all layers), not just the
PHY layer, (iii) support for advanced processing platforms
including FPGAs.
There are multiple studies on using Iris. An example is the
work in [149], where the authors discuss the process through
which they were able to implement Iris on Xilinx Zynq
SoC [78]. The motivation behind this work is the fact that
text Buffer textBuffer GPU
WARP GPU Server
CPUFPGA
Packet 
Transfer 
Bus
Antenna
Fig. 7. GPU-accelerated SDR Platform using WARP [52]. The GPU server
is used for baseband processing, while WARP is used for radio control and
interface. Offloading signal processing tasks to the GPU has significantly
improved the overall performance.
communication systems are in a constant state of development
and they increase in complexity and sophistication. This calls
for higher computational performance and, along with it, a
higher level of flexibility. In order to realize Iris on Zynq
platform, the components are first translated into C++ using
Cmake tools and then they are ported to the platform. HLS
tools, like Xilinx HLS [86], can be used to accelerate parts of
the design that are considered to be the bottlenecks. This is
done by running system profiling on the software components,
and one of these profilers is Linux Perf. Acceleration, in
particular, refers to running parts of the software (after re-
writing it in RTL) on the FPGA fabric in order to achieve
higher performance.
B. GPU-based
WiMAX SDR. The authors in [150] built a GPU-based
platform to realize a WiMAX system. In their study, they
also compared the performance of GeForce 9800GTX GPU
[45] against a TMS320C6416 DSP [59] via implementing
the Viterbi decoder algorithm. The results indicate that the
throughput of the GPU is 181.6Mbps, with a considerable
difference compared to the DSP’s 2.07Mbps.
OFDM for WiFi Uplink SDR. In [52], the authors used the
WARP framework [21] as a basis to realize their NVIDIA
GPU-based SDR platform. They utilized the inherent paral-
lelism of GPUs, and with the help of CUDA [48], they were
able to achieve real-time performance on WARP. They used
this platform to design and implement a Single Input Single
Output (SISO) OFDM system for WiFi uplink communication.
Figure 7 depicts the architecture of this enhanced (accelerated)
WARP SDR. For this platform, they used: (i) a WARP version
3, which consists of a Xilinx Virtex-6 FPGA [78] for radio
control and interface, and (ii) a GPU server, which consists of
an Intel i7-3930K six-core 3.2GHz CPU [44] for transceiver
configuration, and four NVIDIA GTX TITAN graphic cards
[45] for baseband processing. Each TITAN is comprised of
2880 core Kepler GPU running at 889MHz. The accelerated
WARP achieves less than 3ms latency and higher than 50Mbps
over-the-air throughput.
Signal Detection SDR. In [46] the authors designed and
studied real-time signal detection using an SDR platform
composed of a laptop computer with an Intel Xeon E3-1535M
processor [44] and an NVIDIA Quadro M4000M GPU [45].
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Fig. 8. Imagine Processor Architecture. This platform employs a real-time
stream processor for baseband processing.
For 1000ms long samples, this design achieves around 75%
reduction in parallel processing time, compared to GPPs.
C. DSP-based
Imagine Processor-based SDR. Authors of [151] proposed
one of the earliest SDR solutions that is fully based on
a DSP. This SDR employs the Imagine stream processor,
developed at Stanford University in 2001 [152]. The Stan-
ford Imagine project aimed at providing a signal and image
processor that was C programmable and was able to match
the high performance and density of an ASIC. It is based on
stream processing [153]–[155], which is similar to dataflow
programming in exploiting data parallelism and is suitable for
signal processing applications. This work paved the way to
the development of GPUs.
As Figure 8 shows, Imagine processor uses VLIW-based
ALU clusters arranged in a SIMD fashion to handle data
streams. At the middle of the architecture, there is the Stream
Register File, which stores data from other components,
thereby minimizing memory accesses. The performance of this
platform has been evaluated through implementing complex
algorithms relevant to W-CDMA cellular system. The results
show higher performance compared to TI C67 DSP [59]:
channel estimation and detection are improved by 48x and
42x, respectively.
SODA. In [67], the authors introduce the Signal-processing
On-Demand Architecture (SODA), which is an SDR platform
based on multi-core DSPs. It offers full programmability and
targets various radio standards. The SODA design achieves
high performance, energy efficiency, and programmability.
This is attributed to a combination of features that include
SIMD parallelism and hardware support for 16bit computa-
tions, since most algorithms operate on small values. The basic
processing element is an asymmetric processor consisting of a
scalar and SIMD pipeline, and a set of distributed scratchpad
memories that are fully managed in software. SODA is a multi-
core architecture, with one ARM Cortex-M3 processor [96]
for control purposes and multiple processing elements for DSP
operations. Using four processing elements can meet the com-
putational requirements of 802.11a and W-CDMA. Compared
to WARP and Sora, as a single-chip implementation, SODA
is more appropriate for embedded scenarios. As with WARP,
developers must learn the architecture in order to implement
SDRs.
ARM Ardbeg. In [156], a commercial prototype based on
SODA architecture was presented. The main enhancements
of Ardbeg compared to SODA are optimized SIMD design,
VLIW support, and a few special ASIC accelerators, which are
dedicated to certain algorithms such as Turbo encoder/decoder,
block floating point and arithmetic operations.
Atomix. Typically, programmers need to do one of three
tasks to the software workflow of DSPs: tapping into a signal
processing chain, tweaking a block, or inserting/deleting a
block. To simplify these tasks, modularity is crucial. How-
ever, designing a modular software for DSPs is challeng-
ing considering the particular requirements, such as latency
sensitivity and high throughput, that must be supported. The
main challenge is the need for programmers to define and
manage everything manually and explicitly. In other words,
it is necessary to use bare metal features, like moving data
across cores, managing SRAMs, and parallelizing software.
In order to address these concers, Atomix [19] describes
the software in blocks, named atoms. An atom can be used
to implement any operation. This can be signal processing
or system handling. Atoms can be used for realizing blocks,
flowgraphs, and states in wireless stacks. In addition, simple
control flow makes atoms composable. The easy modification
feature mentioned above is due to declarative language. It
is important to note that an Atomix signal processing block
implements a fixed algorithmic function, operates on fixed data
lengths, is associated with a specific processor type, and uses
only the memory buffers passed to it during invocation. The
blocks will run fixed sets of instructions executing uninter-
rupted on fixed resources using fixed memories. This results
in having fixed execution times. Atoms can also be composed
to build larger atoms. Using Atomix, radio software can be
built entirely out of atoms and is easily modifiable. Atomix-
based radio also meets throughput and latency requirements.
Developers define the atoms in C. Then, the blocks are
composed into flowgraphs and states using Atomix interface.
The next step involves developing a parallelized schedule and
resource assignment in order to meet latency and throughput
requirements. The software is then compiled by Atomix into a
low-level C. The compiled code, along with Atomix libraries,
will be compiled into a binary. Atomix was used to build
IEEE 802.11a receiver only, namely Atomix11a. Evaluation
of Atomix11a shows that it exceeds receiver sensitivity re-
quirements, operates in indoor environments robustly, has low
processing latency, and atoms have low timing variability.
Although the power consumption reported is 7W, it does not
include the power consumed by the front end, USRP2, which
is about 14W. A shortcoming of Atomix is that it is intended
only for synthesis on a variety of DSPs, not for GPPs, GPUs,
or FPGAs.
BeagleBoard-X15. A collaborative project between Texas
Instruments [59], Digi-Key [157], and Newark element14
[158], BeagleBoard is an open-source SoC computer [159].
It features TI Sitara AM5728 [59], which includes two C66x
DSPs [59], two ARM Cortex-A15, two ARM M4 cores [96],
and two PowerVR SGX544 GPUs [160]. With its relatively
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low price (∼$270), the DSPs along with the co-processors
make a powerful platform for implementing standalone SDRs.
An example of using the BeagleBoard (an older model but
same general architecture) is the work by [161], where it was
used to implement the Public Safety Cognitive Radio (PSCR)
[162] through GNU Radio [40]. PSCR is FM radio-based and
was developed by the Center for Wireless Telecommunications
(CWT) at Virginia Tech.
D. FPGA-based
Airblue. This work [20] introduces an FPGA-based SDR
platform for PHY and MAC layers. Airblue is a method to
implement radios on FPGA to achieve configurability. This
is done using an HDL language called Bluespec, through
which all hardware blocks of a radio transceiver are written.
In Bluespec, a developer describes the execution semantics of
the design through Term Rewriting Systems (TRS). TRS is
a computational paradigm based on the repeated application
of simplification rules [163]. The next step is compiling the
TRS into RTL codes. TRS has the capability of generating
efficient hardware designs. The main difference between a
Verilog interface and a Bluespec interface is that the former
is merely a collection of wires with no semantic meaning,
while the latter includes handshake signals for blocks com-
munication. Therefore, Bluespec facilitates latency insensitive
designs which are essential to system construction via modular
composition. Using Airblue, developers may find the need to
modify the building blocks, or modules, to add new features,
make algorithmic modifications, tune the performance to meet
throughput or timing requirements, or make FPGA-specific
optimizations.
In order to reach modular refinements, the design of a
configurable radio must have two design properties, latency-
insensitivity and data-driven control. In addition to flexibility,
Airblue meets tight latency requirements by implementing
both PHY and the MAC on FPGA and connecting them
with streaming interfaces, which allows data to be processed
as soon as it is ready. Another advantage of Airblue is the
implementation of highly reusable designs through parameter-
izations (i.e., same RTL block can be instantiated several times
using different parameter values). Also, several techniques that
permit designers to reuse existing designs to implement run-
time parameterized designs are developed.
Airblue essentially is a HLS platform that offers modular
refinement, where modifying one module does not affect
the rest of the system, similar to the approach adopted by
Atomix. This is why, when compared to WARP, Airblue
is more flexible, since WARP was not designed with the
aforementioned principles in mind. The authors in [20] also
studied HLS tools and compared them to Bluespec. They
found them to be more effective than Bluespec in early stages
of the design; nevertheless, Bluespec is capable of yielding
a more optimized final RTL. They argued that HLS will be
of limited use in final FPGA implementations, especially for
high performance blocks required by future wireless protocols,
hence Bluespec is the language of choice for Airblue. For
performance evaluation, the authors have implemented 802.11
and experimented with a set of protocol changes. Airblue
demonstrated that it was easily modifiable and still meets
timing requirements. Airblue achieves a higher speed than
Sora for cross-layer communication (between MAC and PHY
layers), which typically has the latency requirement of a few
microseconds.
E. Hybrid Design
USRP Embedded (E) Series. This is the embedded version
of USRP, where they incorporate Xilinx SoCs [78] to develop
standalone SDRs. USRP E310, for example, is based on Xilinx
Zynq 7020, which yields high performance and is energy
efficient. This USRP is stand-alone and suitable for mobile
applications. It supports frequency range 70MHz to 6GHz and
features a 2× 2 MIMO RF front end.
WARP. The Wireless open-Access Research Platform is
another example of a co-design specifically developed to
prototype wireless protocols [21]. It is programmable and
scalable, however, parts of the device are implemented in
ASIC, which makes it less flexible. WARP v3 contains a
Xilinx Virtex-6 FPGA [78], which includes two MicroBlaze
processors and a Gigabit Ethernet peripheral. It requires the
use of Xilinx Embedded Development Kit (EDK) [78] to
design SDRs. It is also open-source, with 802.11 reference
design made available to the research community. WARP
has become widely used in the research community due to
its effectiveness in implementing various wireless protocols
(e.g., 802.11 g/n PHY and MAC) and achieving real-time
performance. It also supports MIMO since it has multiple RF
interfaces.
PSoC 5LP. Developed by Cypress Semiconductor [164],
this SoC is composed of an ARM Cortex-M3 GPP [96], an
analog system, and a digital system that uses Universal Digital
Blocks (UDBs). A UDB is a programmable digital block
based on Programmable Logic Devices (PLDs) for realizing
synchronous state machines, i.e., they resemble an FPGA, but
are smaller. All parts are reconfigurable and programmable
by using the PSoC Creator software IDE, which includes a
graphical design editor. A few developers have used it to build
standalone SDRs with simplicity [165]. In addition to its low
price ($15), PSoC is a good candidate to quickly prototype
and get familiar with SDRs.
Zynq-based SDR. The authors in [166] developed an
SDR using the Xilinx Zynq ZC706 and ZedBoard SoCs to
implement IEEE 802.11a. For their RF front end, they used
Analog Devices FMComm3 AD9361 [69]. They used two
Zynq boards to compare their performances. They both in-
clude dual-core ARM Cortex-A9 [96], with ZC706 containing
Kintex-7 and ZedBoard containing Artix-7 FPGAs. In addition
to HDL Coder [84] and Embedded Coder [135] to generate
RTL and software executable, they used Mathworks Simulink
[132] to generate the model. They reported an average of 2W
power consumption for Tx and Rx, compared to 5 to 8W
reported by Atomix [19].
F. Comparison
Table IX compares the SDR platforms discussed above in
an effort to provide a reference guide for developers. SDR
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platforms are compared according to the following criteria:
– Programmablity: As protocols evolve, a platform is re-
programmed by simply adding or exchanging parts of
the design. For example, when 3GPP issues an update
for LTE standard, instead of replacing the entire radio,
an SDR is reprogrammed to accommodate the upgrade.
– Flexibility: A platform is capable of handling future wire-
less protocols as requirements become more demanding.
This means an SDR should be able to support tighter
timing requirements for next generation protocols.
– Portability: A platform is standalone and readily de-
ployed. This is generally a requirement for mobile and
IoT applications.
– Modularity: A design’s components are separated and re-
combined without internal module changes. For example,
a developer may need to exchange a Viterbi decoder with
a Turbo decoder without having to worry about the rest
of the design.
– Computing Power: Since performance depends on the
protocol used, we merely evaluate the capability of plat-
forms to implement a given protocol, and not be limited
to a subset of the protocol (e.g., implementing the Viterbi
decoder only).
– Energy Efficiency: Similar to computing power, we evalu-
ate the capability to implement protocols efficiently, while
keeping power consumption at a minimum.
– Cost: The cost of the hardware equipment. If a platform
requires a PC, its cost is not included. Also, when the
price of the entire setup is unknown, the price of the
basic platform (not including RF front end or interfaces)
is shown.
VI. RELATED RESEARCH AND POTENTIAL SOLUTIONS
Although in the previous sections we have highlighted some
of the challenges of building SDRs, in this section, we present
additional research areas that are still being faced by the
research and development community. These challenges are
technical or practical.
A. Remote System Update
One of the main features and motivations of SDRs is their
reconfigurability and flexibility. In order to take full advantage
of this, the process of updating a SDR platform should be
quick and easy. Remote stand alone SDRs are usually FPGA
and DSP based, with more FPGAs being used. Hence, most of
the research has been focused on remote updates of FPGAs.
Since FPGAs are volatile, which are configured during system
power-on through their flash memories, update is traditionally
done using Joint Test Action Group (JTAG) method [167].
However, with more SDRs deployed and adopted in wireless
and cellular networks, remote update becomes necessary and a
challenge. With remote over the air (OTA) updates, it becomes
possible to send patches to current designs, or even upload an
entirely new and improved design to mobile networks and BSs
[168], [169]. Some of the challenges faced by the research
community include speed, reliability, cost, and security [170].
In [167], the authors introduce a method based on RS-
422 serial communication and High Level Data Link Control
(HDLC) protocol to update DSP and FPGA systems. Their
method is fast, stable and easy to implement. The authors in
[171] show a new method for remotely updating Xilinx FPGAs
[78] by storing the new design or code in Serial Peripheral
Interface (SPI) flash memories. They utilized the Xilinx Quick
Boot application, along with the KC705 Evaluation Kit from
Xilinx, in order to develop their method. However, it is not
always practical or feasible to use a download cable in order
to update the system. The authors in [170] tackle this issue
and the problem of downtime during an update or in the
case of a failure. With this method, there exists two images,
namely a factory mode configuration image, which acts as
the baseline, and an application mode configuration image,
which is used for some specific functions. They show the
capability of updating and running a new application mode
(design) image, in addition to rolling back into the factory
mode image when no application mode image is available.
Others have focused their efforts on improving the security
of remote updates, such as [172] and [173]. While there
exists some solutions to the remote update process, a few
challenges including partial reconfiguration of FPGAs are not
yet resolved.
B. Centralized Algorithms and Network Slicing
In order to simplify the design and provisioning of large-
scale networks, software-defined networking (SDN) has been
proposed to centralized network control. In this architecture, a
controller (or multiple controllers) communicate with network
devices (data plane) to collect their status information and
configure their operation. Recent studies show that wireless
networks can significantly benefit from the central network
view established in the controller to design more efficient
network control algorithms such as channel assignment and
mobility control.
Centralized control of network resources is the enabler
of network slicing, which refers to the abstraction, slicing
and sharing of network resources. Three levels of slicing is
applicable to wireless networks: (i) spectrum (a.k.a., link virtu-
alization): requires frequency, time or space multiplexing. (ii)
infrastructure: the slicing of physical devices such as BSs. (iii)
network: this refers to the slicing of the network infrastructure.
Compared to wired networks, slicing the resources of wireless
networks is significantly more challenging due to the variable
nature of wireless channel. Meanwhile, since SDRs enable the
slicing of resources both at the spectrum and infrastructure
level, they can be used to augment SDNs towards a fine-
grain allocation of resources. For example, compared to ASIC-
based transceivers, SDRs provide a significantly higher level
of control over the parameters of physical and MAC layer.
It should be noted that when centralized network control is
employed, the delay of communication between the controller
and SDR platforms as well as the delay of programming and
applying new configurations should be bounded within the
specification requirements. For example, in a dense and mobile
environment, the controller may employ a centralized channel
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TABLE IX
COMPARISON OF EXISTING SDR PLATFORMS
Programm-
ability
Flex-
ability
Port-
ability
Modul-
arity
Computing
Power
Energy
Efficiency Soft Core FPGA
Cost
(USD)
Imagine-based [151] X × × × Medium Low Imagine Stream
Processor
N/A N/A
USRP X300 [17] X X × X High Low PC Xilinx
Kintex-7
∼ 4− 5K
Total
USRP E310 [17] X X X X High High Dual-core ARM
Cortex-A9
Xilinx
Artix-4
∼ 3K
Total
KUAR [34] X × × × Medium Low Pc +
2× PowerPC cores
Xilinx
Virtex II Pro
N/A
LimeSDR [146] X X × X High Low PC Intel
Cyclone IV
∼ 300
Board Only
Ziria [147] X X × × High Low PC Depends
on App
N/A
Sora [18] X X × × High Low PC Xilinx
Virtex-5
∼ 900
Board Only
SODA [67] X X X × High High ARM Cortex-M3
+ Processing Elements
N/A N/A
Iris [148] X X X X High High Dual-core ARM
Cortex-A9
Xilinx
Kintex-4
∼ 1.2K
Total
Atomix [19] X X X X High Medium TI 6670 DSP N/A ∼ 200
DSP Only
BeagleBoard-X15 [159] X X X X High Medium 2× TI C66x DSPs +
2× ARM Cortex-A15 & 2× M4 N/A
∼ 270
Board Only
Airblue [20] X X X X High High N/A Intel
Cyclone IV
∼ 1.3K
Board Only
WARP v3 [21] X × X X High High 2× Xilinx
MicroBlaze cores
Xilinx
Virtex-6
∼ 7K
Total
PSoC 5LP [164] X × X X Low High ARM Cortex-M3 N/A 10
Board Only
Zynq-based [166] X X X X High High Dual-core ARM
Cortex-A9
Xilinx
Kintex-4
∼ 1.2K
Total
and power control algorithm to instruct the nodes adjust their
channels based on the decisions made centrally. In this case,
it is essential to ensure the delay of sending configuration
messages to multiple SDR platforms meets the requirements
of central algorithm. Furthermore, it is essential to ensure all
the SDRs apply the configuration at the same time, otherwise
serious interference and collision might happen. Although
protocols such as OpenFlow [174] and Netconf [175] have
been designed for interactions between the controller and
data plane, their implications on the performance of wireless
networks have not been investigated. Specifically, it is essential
to evaluate the effect of hardware platform (i.e., GPP, DSP,
FPGA) on the delay of applying configurations. These chal-
lenges have not been addressed yet.
C. Network Functions Virtualization (NFV)
One of the new topics is the concept of Network Functions
Virtualization (NFV), which offers an alternative way of
designing and managing networking functions. The concept
is very similar to SDRs, in the sense that various network
functions can run in software on top of different hardware
platforms. These platforms are typically high-volume servers,
storage devices, and cloud-computing data centers [176]. Some
of the functions that are virtualized via this method are load
balancing, firewalls, intrusion detection devices and WAN
accelerators. This flexibility is what makes NFV very attractive
for network operators, carriers, and manufacturers, in addition
to cost reductions [177]. From the SDR point of view, instead
of performing signal processing operations on the platform,
these operations are offloaded to a general computing platform.
Such an architecture reduces the load of edge devices and BSs
as can benefit from powerful processors to implement complex
signal processing operations. For example, when multiple
SDRs are connected to a computing platform, sophisticated
signal processing algorithms could be developed to cope with
challenges such as interference.
To leverage NFV for SDRs, developers have been attempt-
ing to tie them together to achieve complete flexibility across
the platform [178], [179]. Although several wireless SDN
architectures have been proposed to address the challenges
of wireless communication [180]–[183], most of them do not
benefit from the features of SDRs.
D. Energy Efficiency
Battery-powered devices in an IoT network face the chal-
lenge of minimizing power consumption in order to extend
battery-life before they are due for a replacement, which is
a costly operation. Ready-to-deploy SDR systems may use
high-performing platforms, such as FPGAs, without providing
solutions or alternatives to batteries [184]. Even in the case of
BSs with on-grid power sources, it has become crucial to lower
power consumption in order to reduce CO2 emissions [185].
This is particularly important for cellular network operators,
where BSs consume more that 50% of the total energy
consumed in the network [186]. To address these concerns,
energy harvesting mechanisms have been introduced. Energy
harvesting or scavenging is the process of deriving power
from external sources, such as solar and wind energies (also,
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referred to as green energy), and stored for consumption along-
side internal sources (e.g., battery or electrical grid sources)
[187]. As this green energy is a viable option for powering
BSs [188], Ericsson (a major telecommunication company) has
invested into and designed green-energy-powered BSs moti-
vated by environmental and financial reasons [189]. Therefore,
hybrid power operation has been accepted as a solution to
lower electrical grid energy consumption and cost [186].
In [187], the authors present a survey on energy harvesting
technologies with regards to transducers, such as antennas
and solar cells, that can utilize renewable energy sources, and
cover some of the applications in the IoT and M2M world.
The authors in [188] overview the cellular network operators
that have adopted the hybrid solution and started using green
energies to power their BSs. The authors in [190] discuss the
issue of implementing an energy harvesting transmitter in a
cognitive radio. They also derive the optimal spectrum sensing
policy that maximizes the expected total throughput under
energy causality and collision constraints. Energy causality
states that the total consumed energy should be equal to or
less than the total harvested energy, whereas the collision
constraint states that the probability of accessing the occupied
spectrum is equal to or less than the target probability of a
collision. The authors concluded that a battery-operated radio
can operate for a long time by optimizing both the energy and
spectral efficiency. Energy harvesting is often associated with
what is known as ”Green IoT”, which is the new trend for IoT
networks and devices, where the main focus is making them
more energy efficient. Another relevant work is [191], [192],
where the authors present an overview of the challenges and
existing solutions of energy-efficient IoT systems.
E. Co-Design
By definition, co-design is the process of realizing system-
level goals through exploiting the trade-offs between software
and hardware in an integrated design. This yields a higher
design quality, and optimizes the cost and design cycle time,
which in turn shortens the time-to-market time. As co-design
is adopted for more applications, developers typically face the
problem of partitioning and scheduling. Finding the optimal
design partition is not trivial. While system profilers can assist
in providing an insight about the system’s behavior and help
identify the parts of the code that can be accelerated on
hardware, partitioning should be an automatic process and
requires no external involvement. There are several algorithms
proposed to address the challenges of partitioning, such as
PSO, FCM, and FCMPSO [193]. These are optimization
algorithms used to mapping embedded applications to Directed
Acyclic Graphs (DAGs) for multi-core architectures. However,
in SDRs, the problem is even more complicated due to
having two layers of operation, namely PHY and MAC, and
partitioning needs to take into account strict real-time re-
quirements. It is a delicate equilibrium between performance,
cost, and correct operation. Even with the process being more
challenging than other design approaches, the benefits of co-
design for complex systems outweigh the initial cost.
F. Security
SDRs simplify security provisioning. For example, when a
new security mechanism does not require hardware replace-
ment (e.g., 802.11i’s WPA), it can be implemented through
reprogramming SDRs. On the other side, the reprogramma-
bility feature of SDRs exposes security threats, whether they
are standalone or part of a SDN architecture. For example,
assume an 802.11 network employs SDR-based BSs (i.e.,
access points). In this case, a denial of service (DoS) attack
can be implemented by instructing a large number of clients
to associate with a BS. Also, if the controller is compromised,
then all the SDRs might be reprogrammed to be nonfunctional.
Therefore, it is important to identify security threats and
take them into account when designing SDR-based wireless
networks.
Offloading SDR processing to general processing platforms
through NFV enables the deployment of sophisticated cen-
tral algorithms for detecting abnormal activities and network
breaches. For example, by analyzing the signal strength re-
ceived from a client at one or multiple BSs, a denial of service
attack caused by generating excessive interference could be
detected. Proposing security mechanisms that benefit from the
features of SDRs is an important future direction, especially
for large-scale and public networks.
VII. EXISTING SURVEYS
Joseph Mitola III was the first to use the term ”Software
Radio” in 1993, and published an important work introducing
and explaining the concept of using software rather than
traditionally used hardware for designing radio systems [194].
In an interesting early survey (1999) [195] on the ”then”
emerging technology, namely SDR, the authors made the case
that SDRs have a great potential to advance and facilitate
the development of communication standards such as WiFi
and cellular networks. In a review published a few years
later [22], the author paid close attention to the hardware
component of SDRs, such as programmable RF modules and
high-performance DACs and ADCs, as more technological
advancement had been made.
There are very few notable works to survey and review
different SDR platforms and testbeds. One such survey is
the work by [38], where the author discusses the challenges
SDR developers face. These challenges include size, weight,
power, software architecture, security, certification and busi-
ness opportunities. While this work is important for compiling
information about these challenges and presenting them in
one place, it stays away from enumerating the different SDR
platforms, implementation approaches and their applications
in the communication standards world.
In that regard, the authors of [196] compare the SDR plat-
forms developed by the year 2012 and give a brief description
of what each platform entails. It lacks, however, any detailed
comparison based on the different categories of computational
power, energy efficiency, flexibility, adaptability, and cost. It
is through these comparisons that a designer is able to make
an informed decision on what platform to adopt for their
specific application. The authors of [197] attempt to list and
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review several DSP-based SDR platforms from both academia
and industry, with more focus on commercial solutions, and
then providing a simple comparison between them in terms
of programmability, power, and flexibility. However, what this
work lacks, in addition to being outdated, is the discussion of
FPGAs (mentioned only one example) and hardware/software
co-design solutions, and a methodical analysis of different
design approaches based on a set of performance metrics.
Authors of [198] presented a survey of a few SDR platforms
that had been developed more than a decade ago. The authors
of [199] presented a paper that laid out the development and
evolution of SDRs over the past several years and discussed
the motivation behind gaining even more attention recently.
Another work is the comparison conducted by the authors
in [200] between the Imec Bear platform [201] and a few
multicore-based SDR platforms. Other attempts include the
work by [202], where the authors focused on discussing the
analog end of the SDR concerning signal sampling, process-
ing, and the hardware/software responsible for handling these
tasks. The work by [203] compares several SDR platforms to
prove the feasibility and reliability of using SDRs in education,
industry, and government. Another outdated survey is [204].
Other surveys that are relevant to SDR platforms is the work
by [205], where the author discusses and reviews the state-
of-the-art in microwave technology in transceivers. The paper
explores the development of SDRs using different technologies
in radio frequency engineering. It is a comprehensive study of
several research topics such as the design of tunable radio
frequency components, linear and power efficient amplifiers,
linear mixers, and interference rejection techniques. Whereas,
authors in [206] provide a very thorough study on the several
security threats and challenges in SDRs, and go over their
certification process. As SDR platforms grow in popularity,
and more communication protocols are realized using them,
it becomes essential that developers are prepared for security
issues and well-equipped with tools that protect their systems.
VIII. CONCLUSION
In this paper, we provided a comprehensive overview of
the various design approaches and hardware platforms adopted
for SDR solutions. This includes GPPs, GPUs, DSPs, FPGAs,
and co-design. We explained the basic architectures and ana-
lyzed their advantages and disadvantages. Due to the different
features of design approaches, it was important to compare
them against each other in terms of computational power and
power efficiency. We then reviewed the major current and past
SDR platforms, whether they were developed by the industry
or in academia. Finally, we discussed some of the research
challenges and topics that are predicted to improve in the near
future, helping to advance SDRs and their wide adoption.
We believe that SDR solutions are going to be mainstream
and that their ability to implement different wireless com-
munication standards with high levels of flexibility and re-
programmability will be considered the norm. This paper poses
as an exhaustive overview of this phenomenon, its enabling
technologies, applications, and the current research tackling
this issue from different angles.
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